Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 2 of 2 for “"Speed Binning"”.
-
Self-tuning dynamic voltage scaling techniques for processor design
… Calibration steps are done by using conventional speed-binning process with clock duty-cycle modulation. Second, we propose a new direct CPM that is based on a non-speculative pre-sampling technique. A processor that is based on this technique predicts timing errors in the actual critical paths …
-
Computational Intelligence for Computer-Aided Design Machine Learning Techniques for Microcontrollers Performance Screenings
L'abstract è presente nell'allegato / the abstract is in the attachment