Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 4 of 4 for “"Satisfiability Modulo Theory"”.

  1. Automatic Design Space Exploration of Fault-tolerant Embedded Systems Architectures

    … an exact method that leverages the power of Satisfiability Modulo Theory to encode the problem with a symbolic technique. It is based on a novel assessment of reliability which is part of the evaluation of alternative designs. Afterwards, we empirically evaluate the performance of a …

    trento Repository record for Automatic Design Space Exploration of Fault-tolerant Embedded Systems Architectures (opens in a new tab)

  2. Planning and Scheduling in Temporally Uncertain Domains

    … of existing works. Second, we show how Satisfiability Modulo Theory (SMT) solvers can be exploited to quickly solve different kinds of query in the realm of scheduling under uncertainty. Finally, we address the problem of temporal planning in domains featuring real-time constraints and …

    trento Repository record for Planning and Scheduling in Temporally Uncertain Domains (opens in a new tab)

  3. Formal approaches to security-aware robotic motion planning using hyperproperties

    … specifically using automata-based and satisfiability modulo theory (SMT)-based model checking methods under HyperTWTL specifications. This is because most existing model-checking verification techniques based on both automata and SMT are limited to the analysis of individual trace …

    missouri Repository record for Formal approaches to security-aware robotic motion planning using hyperproperties (opens in a new tab)

  4. Design Validation of RTL Circuits using Binary Particle Swarm Optimization and Symbolic Execution

    Over the last two decades, chip design has been conducted at the register transfer (RT) Level using Hardware Descriptive Languages (HDL), such as VHDL and Verilog. The modeling at the behavioral level not only allows for better representation and understanding of the design, but also allows for …

    vt Repository record for Design Validation of RTL Circuits using Binary Particle Swarm Optimization and Symbolic Execution (opens in a new tab)