Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 10 of 10 for “"Power Wall."”.
-
Managing Many-Core Aging
Many-core scaling now faces a power wall. The gap between the number of cores that fit on a die and the number that can operate simultaneously under the power budget is rapidly increasing with technology scaling. In future designs, the majority of the cores will necessarily have to be dormant at …
-
Novel many-core architectures for energy-efficiency
… area for the same functionality. The dynamic power density - equivalently, dynamic power, if the chip area is fixed - stays constant. Static power density, on the other hand, increases. In early generations, however, since the share of static power was practically negligible, dynamic power …
-
ARCHITECTURE-AWARE HARD-REAL-TIME SCHEDULING ON MULTI-CORE ARCHITECTURES
… However, this approach has hit a frequency and power wall and the increasing awareness towards green computing discourages this solution. This leads us to use multi-core architectures. Due to the same reason, real-time systems are also migrating from single-core towards multi-core systems. While …
-
GSI: a GPU stall inspector to characterize the sources of memory stalls for tightly coupled GPUs
In recent years the power wall has prevented the continued scaling of single core performance. This has led to the rise of dark silicon and motivated a move toward parallelism and specialization. As a result, energy-efficient high-throughput GPU cores are increasingly favored for accelerating …
-
Software-defined Significance-Driven Computing
… has been proposed as a way to overcome the <br/>power-wall problem that hinders the scaling of the next generation of both high-end and mobile computing systems. Towards this<br/>end, a lot of researchers have been studying the effects of approximation to applications and those hardware …
-
Software systems for power and energy conservation
… the failure of Dennard scaling has resulted in power becoming a critical factor in all facets of microprocessor design. To counter the Power Wall, techniques such as voltage and frequency scaling, heterogeneous hardware and voltage underscaling coupled with improved application reliability have …
-
Applying Source Level Auto-Vectorization to Aparapi Java
Ever since chip manufacturers hit the power wall preventing them from increasing processor clock speed, there has been an increased push towards parallelism for performance improvements. This parallelism comes in the form of both data parallel single instruction multiple data (SIMD) instructions, …
-
Single System Image in a Linux-based Replicated Operating System Kernel
… number of cores per chip without breaking the power wall. However, existing system software is able to cope with homogeneous architectures, but it was not designed to run on heterogeneous architectures, therefore, new system software designs are necessary. One innovative design is the …
-
Reconfigurable and heterogeneous architectures for efficient computing
… performance, along with the advent of the power wall, has resulted in the need for efficient use of area and power budgets. With the end of Dennard scaling, and the slow down of Moore's law, scaling from one process node to another no longer delivers gains in performance or power for …
-
Methodologies and tools for computation offloading on heterogeneous multicores
… in traditional computing systems has hit the power wall and multicore computing is here to stay. Unlike homogeneous multicores which have uniform architecture and instruction set across cores, heterogenous multicores have differentially capable cores to provide optimal performance for …