Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 11 of 11 for “"Parasitic Extraction"”.
-
Field solver technologies for variation-aware interconnect parasitic extraction
… been several attempts to develop variation-aware extraction algorithms, i.e. algorithms that evaluate the effect of geometrical variabilities on the electrical characteristics of devices and interconnects. However, most algorithms remain computationally very expensive. In this thesis the focus is …
-
Thermal Analysis, Parasitic Extraction, and Wirebond Reliability Studies of Power Electronic Modules
… research investigates thermal performance, parasitic extraction and wirebond/encapsulation reliability of power electronic modules. Thermal performance is critical to the power electronic modules. As such, thermal analysis is an important part of the power electronic module design process. …
-
Fast parasitic extraction and simulation of three-dimensional interconnect via quasistatic analysis
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998.
-
Efficient integral equation based algorithms for parasitic extraction of interconnects with smooth or rough surface
This thesis describes a few efficient parasitic extraction algorithms based on integral equation methods. It has two parts. Part one describes the algorithms used in FastImp, a program for accurate analysis of wide-band electromagnetic effects in very complicated geometries of conductors. The …
-
Concurrent substrate coupling noise modeling and active noise reduction methodology for mixed-signal physical design
… modeling technique that uses a gate-level lumped parasitic circuit model (for digital circuit layout) and concurrent real-time stimulating waveforms has been developed. This hierarchical approach make the concurrent substrate coupling noise analysis feasible under the current computational …
-
3D Commutation-Loop Design Methodology for a SiC Based Matrix Converter run in Step-up mode with PCB Aluminum Nitride Cooling Inlay
… nitride inlay is evaluated through simulated parasitic extraction and experimental double pulse tests. The layout achieves small, symmetric loop inductances. Finally, the full power, three-phase matrix converter demonstrates the successful implementation of this power loop layout.
-
Low-energy radix-2 serial and parallel FFT designs
… results are demonstrated through post-layout and parasitic extraction Nanosim simulations with 90nm standard cell libraries.
-
Double-Side Cooled 3.3 kV, 100 A SiC MOSFET Phase-Leg Modules for Traction Applications
… module for heavy-duty traction applications. Parasitic extraction and thermal simulations of the module showed a parasitic inductance of 2.89 nH and junction temperature of 108.3 °C at a heat flux of 156 W/cm² under a typical water-cooling condition. Electric field simulations identified high …
-
Machine learning for analog/mixed-signal IC design : scaling from circuits to systems
… few works have considered post-layout parasitic effects during circuit sizing, limiting the practical application in designing real chips targeting tape-out fabrication. This dissertation will explore methods to apply machine learning to analog and mixed signal circuit design automation …
-
An 8-Bit Analog-to-Digital Converter for Battery Operated Wireless Sensor Nodes
… and simulated using Cadence Virtuoso with parasitic extraction over expected operating temperature range of 0 – 85°C. The design was fabricated using TSMC’s 65 nanometer RF GP process and tested on a printed circuit board to verify design specifications. The measured results for the device …
-
Modeling, Analysis, and Design of Distributed Power Electronics System Based on Building Block Concept
… tested. Using the INCA (Inductance Calculator) parasitic extraction and the Saber circuit simulation software, the microscopic relationships between the parasitics of the packaging layout and their circuit electrical effects are cross-examined. The PEBB module with advanced packaging techniques …