Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 294 for “"Overheads"”.

  1. Reducing memory persistency overheads with transparent out-of-place updates

    … existing solutions can suffer from significant overheads on the critical path of execution or introduce extra write traffic to NVM, or even both. For instance, logging approaches introduce double writes for data and logs in the critical path of program execution, while shadow paging incurs …

    uiuc Repository record for Reducing memory persistency overheads with transparent out-of-place updates (opens in a new tab)

  2. Mitigating the Cost, Performance, and Power Overheads Induced by Load Variations in Multicore Cloud Servers

    … resulting in performance/power/cost overheads. The goal of my research is to mitigate such variation-induced overheads in multicore cloud servers.</p> <p>First, I focus on power/performance overheads in on-chip networks of a multicore chip. We design an on-chip network that is robust …

    purdue-thes Repository record for Mitigating the Cost, Performance, and Power Overheads Induced by Load Variations in Multicore Cloud Servers (opens in a new tab)

  3. Achieving More with Less: Learning Generalizable Neural Networks With Less Labeled Data and Computational Overheads

    Recent advancements in deep learning have demonstrated its incredible ability to learn generalizable patterns and relationships automatically from data in a number of mainstream applications. However, the generalization power of deep learning methods largely comes at the costs of working with very …

    vt Repository record for Achieving More with Less: Learning Generalizable Neural Networks With Less Labeled Data and Computational Overheads (opens in a new tab)

  4. Impact of Increased Cache Misses on Runtime Performance of MPX-enabled Programs

    … it comes at the cost of high performance overheads. Also, the cache locality worsens in MPX protected applications. In our research, we analyze if there is a correlation between increase in cache misses and runtime degradation in programs compiled with MPX support. We analyze 15 SPEC CPU …

    vt Repository record for Impact of Increased Cache Misses on Runtime Performance of MPX-enabled Programs (opens in a new tab)

  5. Common-case optimized memory hierarchy for data centers and HPC systems

    … which benefits hardware implementation, the overheads of uncommon operations often dictate overall memory energy and performance. This dissertation explores across the memory hierarchy common-case optimized memory design, which reduces overall overheads by reducing common overheads at the …

    uiuc Repository record for Common-case optimized memory hierarchy for data centers and HPC systems (opens in a new tab)

  6. Understanding and Improving the Performance of Mitigating Transient Execution Attacks

    … The measurement study maps end-to-end overheads to the specific mitigations that cause them. It reveals that hardware fixes for several transient execution attacks have reduced overheads on OS heavy workloads by a factor of ten. However, overheads for JavaScript applications have …

    mit Repository record for Understanding and Improving the Performance of Mitigating Transient Execution Attacks (opens in a new tab)

  7. Improving the Performance of Parallel Loops in OpenCilk

    … loop scheduling must achieve low scheduling overheads and multidimensional locality in nested loops. This thesis explores both challenges and contributes an extension to randomized work-stealing for first-class loop support that reduces scheduling overheads. Randomized work-stealing …

    mit Repository record for Improving the Performance of Parallel Loops in OpenCilk (opens in a new tab)

  8. Hosting LLMs on Shared GPUs

    … unacceptable downtime due to high model loading overheads. To address these issues, we introduce hierarchical paging, a novel key-value (KV) cache management strategy, and we implement it within the vLLM serving engine. Hierarchical paging organizes GPU memory into a two-level hierarchy: large …

    mit Repository record for Hosting LLMs on Shared GPUs (opens in a new tab)

  9. Flexible And Efficient Accelerator Architecture For Runtime Monitoring

    … software-only approaches have high performance overheads on applications, and using custom hardware to mitigate these overheads can result in rigid schemes that are unable to adapt to new threats. In this thesis, we will describe steps to build an architectural framework for runtime monitoring …

    cornell Repository record for Flexible And Efficient Accelerator Architecture For Runtime Monitoring (opens in a new tab)

  10. Communication and Synchronization in Parallel Computation

    … we study communication and synchronization overheads in parallel algorithms executing on shared memory multiprocessors.

    uiuc Repository record for Communication and Synchronization in Parallel Computation (opens in a new tab)

  11. Practical Cryptographically Private and Verifiable Computation through Hardware-Software Co-Design

    … because (1) they suffer prohibitive performance overheads, about 10,000× to 1,000,000× over unencrypted and unverified computation, respectively and (2) they are hard to use even for expert cryptographers: porting non-trivial applications takes experts months of manual work. This thesis …

    mit Repository record for Practical Cryptographically Private and Verifiable Computation through Hardware-Software Co-Design (opens in a new tab)

  12. Exploiting fine-grain parallelism in transactional database systems

    … and scheduling, introducing prohibitive overheads that would negate the benefits of additional intra-transaction parallelism. In this thesis, we leverage novel hardware support to design and implement a database engine that effectively exploits both inter- and intra-transaction …

    mit Repository record for Exploiting fine-grain parallelism in transactional database systems (opens in a new tab)

  13. Mobility-based Routing Overhead Management in Reconfigurable Wireless Ad hoc Networks

    … Reconfigurable Wireless Ad Hoc Networks Routing Overheads are the non-data message packets whose roles are establishment and maintenance of routes for data packets as well as neighbourhood discovery and maintenance. They have to be broadcasted in the network either through flooding or other …

    qucosa-diss

  14. Building a Reliable Operating System

    … and network while maintaining low performance overheads.

    uiuc Repository record for Building a Reliable Operating System (opens in a new tab)

  15. Reducing instrumentation points in Larva

    … consists of excess memory and performance overheads that are introduced to the target system when running with the weaved runtime monitors. Therefore the main aim is to try and reduce the overheads introduced by the runtime verification monitors. To be able to solve this problem, we take a …

    malta Repository record for Reducing instrumentation points in Larva (opens in a new tab)

  16. Efficient spatial and temporal safety for microcontrollers and application-class processors

    … a platform to conduct research in reducing the overheads for achieving temporal safety with CHERI. CHERI offers a contemporary cross-architecture description of capabilities. The initial design was previously carried out in a single MIPS processor. Based on its success in this context, this …

    cambridge Repository record for Efficient spatial and temporal safety for microcontrollers and application-class processors (opens in a new tab)

  17. Fine-grain producer-initiated communication in cache-coherent multiprocessors

    … due to physical constraints and cache coherence overheads. In addition, synchronization operations, which are necessary to ensure correctness in parallel programs, add further communication overhead in shared-memory multiprocessors. Software-controlled non-binding data prefetching is a widely …

    rice Repository record for Fine-grain producer-initiated communication in cache-coherent multiprocessors (opens in a new tab)

  18. Exploiting application level error resilience via deferred execution

    … of mode switches. Deferred execution introduces overheads of its own due to data transfer across the two modes, and we present hardware and software optimizations to mitigate these overheads, yielding up to 9%-29% energy savings across a suite of benchmarks.

    uiuc Repository record for Exploiting application level error resilience via deferred execution (opens in a new tab)

  19. Architectural support for commutativity in hardware speculation

    … transactional memory (HTM)) enjoy low run-time overheads but suffer from limited concurrency because they detect conflicts at the level of reads and writes. By contrast, software speculation schemes can reduce conflicts by exploiting that many operations on shared data are semantically …

    mit Repository record for Architectural support for commutativity in hardware speculation (opens in a new tab)

  20. On multiprocessor synchronization and data transfer

    … communication has been one of the major overheads in parallel processing. Although synchronization and data transfer are two related activities associated with interprocessor communication, most previous approaches dealt only with synchronization. This thesis studies the issues in …

    uiuc Repository record for On multiprocessor synchronization and data transfer (opens in a new tab)

Page 1 of 15