Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 217 for “"Multiprocessor"”.

  1. SYNERGISTIC COMPUTING ON HETEROGENEOUS MULTIPROCESSOR

    … unleash the full potential of the heterogeneous multiprocessors towards high-performance energy-efficient mobile computing.

    nus Repository record for SYNERGISTIC COMPUTING ON HETEROGENEOUS MULTIPROCESSOR (opens in a new tab)

  2. Further Results Regarding Multiprocessor Systems

    Made available in DSpace on 2014-12-13T18:02:02Z (GMT). No. of bitstreams: 1 7811220.pdf: 7536278 bytes, checksum: ab69a6ecca137bd5a906571fc29fdd8f (MD5) Previous issue date: 1978

    uiuc Repository record for Further Results Regarding Multiprocessor Systems (opens in a new tab)

  3. A Multiprocessor for Simulation Applications

    Made available in DSpace on 2014-12-10T20:13:38Z (GMT). No. of bitstreams: 1 7317176.pdf: 6259087 bytes, checksum: 4d9fda4c0b3c2e1afa6f13cd1eafaca0 (MD5) Previous issue date: 1972

    uiuc Repository record for A Multiprocessor for Simulation Applications (opens in a new tab)

  4. Multiprocessor communications: Design and technology

    The performance evaluation of multiprocessor interconnects cannot be divorced from issues of traffic modeling and implementational constraints. In this dissertation, we examine these issues and present new perspectives of various aspects of network design. We first concentrate on the problems that …

    uiuc Repository record for Multiprocessor communications: Design and technology (opens in a new tab)

  5. PROTEUS, a microprogrammable, multiprocessor computer

    Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1982.

    mit Repository record for PROTEUS, a microprogrammable, multiprocessor computer (opens in a new tab)

  6. On multiprocessor synchronization and data transfer

    … communication on distributed shared memory multiprocessors for critical region synchronization, a family of information dissemination algorithms (such as data spreading and dissemination barriers), and Doacross loops. The mechanism is able to remove three major interprocessor communication …

    uiuc Repository record for On multiprocessor synchronization and data transfer (opens in a new tab)

  7. Multiprocessor sparse SVD algorithms and applications

    … (SVD) of large sparse matrices on a multiprocessor architecture. We particularly consider the SVD of unstructured sparse matrices in which the number of rows may be substantially larger or smaller than the number of columns. On vector machines, considerable progress has been made over …

    uiuc Repository record for Multiprocessor sparse SVD algorithms and applications (opens in a new tab)

  8. Practical Time Travel of Multiprocessor Systems

    … need tools, models, and architectures that make multiprocessors more programmable. One compelling way to improve programmability is to enable back-and-forth time travel of multiprocessor execution. Such ability simplifies parallel code debugging, and is possible using a technique called …

    uiuc Repository record for Practical Time Travel of Multiprocessor Systems (opens in a new tab)

  9. A high performance multiprocessor DSP system

    Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.

    mit Repository record for A high performance multiprocessor DSP system (opens in a new tab)

  10. Performance Modeling of Multiprocessor Systems With Paging

    … to describe the performance of a wide range of multiprocessor system configurations and workloads. This model deals specifically with P tightly-coupled, identical processors with shared primary and secondary memory. Secondary memory consists of a paging drum with S sectors. The workload consists …

    uiuc Repository record for Performance Modeling of Multiprocessor Systems With Paging (opens in a new tab)

  11. Exploiting multiprocessor memory hierarchies for operating systems

    … and optimization of the performance of multiprocessor memory hierarchies for operating systems. The operating system instruction cache misses are reduced by 81% using a code reorganization scheme tailored to the operating system, guarded sequential prefetching, and stream buffers. The …

    uiuc Repository record for Exploiting multiprocessor memory hierarchies for operating systems (opens in a new tab)

  12. Simulation of CACHET on a multiprocessor computer

    Thesis (S.B. and M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.

    mit Repository record for Simulation of CACHET on a multiprocessor computer (opens in a new tab)

  13. A multiprocessor implementation for the GSM algorithm

    Thesis (S.B. and M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1999.

    mit Repository record for A multiprocessor implementation for the GSM algorithm (opens in a new tab)

  14. Micro benchmarks for multiprocessor memory hierachy performance

    Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.

    mit Repository record for Micro benchmarks for multiprocessor memory hierachy performance (opens in a new tab)

  15. Structure driven multiprocessor compilation of numeric problems

    Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1991.

    mit Repository record for Structure driven multiprocessor compilation of numeric problems (opens in a new tab)

  16. Implementation of a general purpose dataflow multiprocessor

    Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1988.

    mit Repository record for Implementation of a general purpose dataflow multiprocessor (opens in a new tab)

  17. The design of a multiprocessor development system

    Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1982.

    mit Repository record for The design of a multiprocessor development system (opens in a new tab)

  18. Concurrency control for multiprocessor event-driven systems

    Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002.

    mit Repository record for Concurrency control for multiprocessor event-driven systems (opens in a new tab)

Page 1 of 11