Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 2 of 2 for “"Memory Latency Tolerance"”.

  1. Compilation-based prefetching for memory latency tolerance

    Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1992.

    mit Repository record for Compilation-based prefetching for memory latency tolerance (opens in a new tab)

  2. Efficient memory-level parallelism extraction with decoupled strands

    … processors that exploits intra-thread memory-level parallelism (MLP) to improve performance efficiency on highly threaded workloads. Outrider enables a single thread of execution to be presented to the architecture as multiple decoupled instruction streams, consisting of either memory

    uiuc Repository record for Efficient memory-level parallelism extraction with decoupled strands (opens in a new tab)