Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 20 of 42 for “"Logic synthesis"”.
-
Logic Synthesis for Engineering Changes
In the optimization phase, the Transduction method and the delay-reducing/delay-restricted Transduction method are employed to minimize the area or delay of the already rectified network. Compatible sets of permissible functions are utilized to increase the effectiveness of optimization. The final …
-
Parallel algorithms for logic synthesis
U of I Only
-
Logic synthesis and optimization algorithms
… size and chip complexity keep increasing, logic design is becoming more complex and it must be automated. The increasing demand for ASIC (Application Specific Integrated Circuits) also needs design efficiency and cost effectiveness which can only be achieved by effective automatic logic …
-
Bdd-Based Engineering-Change Logic Synthesis
… is investigated. This problem arises during the synthesis of MOS networks. A necessary step towards solving this is to obtain irredundant disjunctive and conjunctive forms, both of which are negative. We use BDDs for efficient computation of these expressions. Our algorithm is based on computing …
-
Attacking complexity in logic synthesis of asynchronous circuits
… for synchronous circuit design. In particular, logic synthesis (which implies the application of Boolean minimisation techniques) for the entire system's control path can significantly improve the efficiency of the resulting asynchronous implementation, e.g. in terms of chip area and …
-
Probabilistic Inference: Theory and Practice (Learning, Inductive, Logic, Synthesis)
This thesis presents a system and a methodology for probabilistic learning from examples.
-
Reversible logic synthesis with minimal usage of ancilla bits
Reversible logic has attracted much research interest over the last few decades, especially due to its application in quantum computing. In the construction of reversible gates from basic gates, ancilla bits are commonly used to remove restrictions on the type of gates that a certain set of basic …
-
Algorithmic Techniques for Logic Synthesis of Low Power VLSI Circuits
… techniques that can be used during the logic synthesis phase of the VLSI design flow to reduce the total power consumption in VLSI circuits. These techniques are applicable to circuit implementations based upon static CMOS technology, but are independent of factors such as the specific …
-
An analysis of global flow and algebraic factoring techniques in logic synthesis
Thesis: B.S., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1991
-
Logic optimization of MOS networks
The logic networks that can be put on a single chip continues to grow in size and complexity. There is thus an increasing need for designers to rely on the assistance of computer-aided design tools to provide a fast design turnaround and reduce design errors. Logic design (or logic synthesis) is …
-
A system for microarchitecture and logic optimization
… resulted in the design of numerous behavioral synthesis and logic synthesis tools. This thesis spans two levels of the design process by examining optimization at both the register-transfer level and at the logic level. More specifically, this thesis addresses the following two problems: (1) …
-
VAST-LP: clock gating in high-level synthesis
High-level synthesis (HLS) promises high-quality hardware with minimal develop- ment e ort. In this thesis, we evaluate the current state-of-the-art HLS engine VAST and propose a method to generate clock-gating-friendly RTL code for downstream logic synthesis tools. We use one-hot-key encoding …
-
Logic and layout optimizaton for sequential circuits
… of VLSI circuits is usually carried out in three synthesis steps: high-level synthesis, logic synthesis and layout synthesis. Each synthesis step is further broken into a few optimization problems. In this thesis we study several such problems in logic and layout synthesis.
-
Guarded atomic actions and refinement in a system-on-chip development flow: bridging the specification gap with Event-B
… which forms the input for synchronous, logic synthesis-driven design is at too low a level of abstraction for efficient architectural exploration and re-use. The existing methods for taking a high-level paper specification and refining this specification to an implementation that meets …
-
Low-Power Reconfigurable Digital Signal Processing
… The IP cores are synthesized via commercial logic synthesis tools. The proposed design methodology has been applied to generate receiver gate-level netlist for several channels including the microwave and cable channels.
-
Sequential Equivalence Checking of Circuits with Different State Encodings by Pruning Simulation-based Multi-Node Invariants
… also provide opportunities for more aggressive logic optimizations, meeting different goals such as smaller area, better performance, etc. The success of Combinational Equivalence Checking (CEC) has laid a foundation to industry-level combinational logic synthesis and optimization. However, …
-
Design and Analysis of an Asynchronous Microcontroller
… comparisons highlight the need for better MTNCL logic synthesis techniques.</p>
Page 1 of 3