Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 5 of 5 for “"Layout Level"”.
-
Enabling Blocks for Integrated CMOS UWB Transceivers
… The design is presented and discussed up to layout level. A test chip has been implemented in TSMC CMOS 90nm technology, measured data is provided. The functionality of the circuit is proved and specifications are met with state-of-the-art area occupation and power consumption. The last part …
-
Gate-Oxide-Short Defect Analysis and Fault Modeling Based on FinFET's 3D Structure
… performing extensive analog simulations on post-layout standard circuit structures to generate the fault models. Although CAT methodology has significantly improved the defect coverage of the generated test patterns in MOSFET-based circuits, the defect models utilized are obtained based on the …
-
Design and Optimization of Temporal Encoders using Integrate-and-Fire and Leaky Integrate-and-Fire Neurons
… potential to reduce power consumption through layout-level simulations is presented. The LIF neuron is able to use a smaller membrane capacitance to achieve similar operability as the IF neuron and consumes less area despite having more components. This demonstrates that capacitor sizes are the …
-
3D scene and object parsing from a single image
… main challenges are: the unknown separation of layout surfaces and objects; the high degree of occlusions and the diverse classes of objects in the cluttered scene; how to represent 3D object geometry in a way that can be predicted from noisy or partial observations, and can help assist …
-
Techniques for VLSI Circuit Optimization Considering Process Variations
… problem. The BIDS problem is solved at the logic level, with look-up table based approximation of net lengths for early variation awareness.In the context of dynamic variation compensation, a delay detection circuit is used to identify the uncertainty in critical path delay. The delay detection …