Global ETD Search

VLSI REALIZATION OF AHPL DESCRIPTION AS SLA, PPLA, & ULA AND THEIR COMPARISONS (CAD).

CHEN, DUAN-PING.The University of Arizona.1984

… these three silicon compilers, real SLA and ULA circuits have been designed. Four typical AHPL descriptions of different circuits or varying complexity were chosen as comparison examples. The result shows that the SLA layout requires least area for circuit realization generally. The PPLA approach …

arizona-thes Repository record for VLSI REALIZATION OF AHPL DESCRIPTION AS SLA, PPLA, & ULA AND THEIR COMPARISONS (CAD). (opens in a new tab)

VLSI implementation of an efficient method for the computation of line spectral frequencies

Reynolds, David L.2016

… algorithm in a VLSI design suitable for integration into larger speech processing systems. An implementation exclusively in VHDL is developed. Simulation of the VHDL design is performed and the post-synthesis results evaluated.</p>

rowan Repository record for VLSI implementation of an efficient method for the computation of line spectral frequencies (opens in a new tab)

A truly embedded test structure for design-for-manufacturability, hardware security and VLSI testing

Lamech, Charles D.

… respectively. The LSSD-based REBEL structure is integrated into a 32-bit pipelined floating point unit (FPU), implemented in IBM's 90nm technology, and the path delay measurements from 62 copies of the chip are used to analyze die-to-die and within-die variations. The MUX- D-based REBEL is …

unm Repository record for A truly embedded test structure for design-for-manufacturability, hardware security and VLSI testing (opens in a new tab)

Analog VLSI implementation of a Gabor convolution for real time image processing

Moldovan, LaszloTexas Tech University1996

Not available

tdl Repository record for Analog VLSI implementation of a Gabor convolution for real time image processing (opens in a new tab)

Formal Modeling and Verification of Delay-Insensitive Circuits

Park, Hoon

portland-state Repository record for Formal Modeling and Verification of Delay-Insensitive Circuits (opens in a new tab)

A nano-CMOS based universal voltage level converter for multi-VDD SoCs.

Vadlmudi, TripurasuparnaUniversity of North Texas2007

Power dissipation of integrated circuits is the most demanding issue for very large scale integration (VLSI) design engineers, especially for portable and mobile applications. Use of multiple supply voltages systems, which employs level converter between two voltage islands is one of the most …

unt Repository record for A nano-CMOS based universal voltage level converter for multi-VDD SoCs. (opens in a new tab)

3D-SoftChip: A novel 3D vertically integrated adaptive computing system [thesis]

Kim, ChulEdith Cowan University, Research Online, Perth, Western Australia2005

At present, as we enter the nano and giga-scaled integrated-circuit era, there are many system design challenges which must be overcome to resolve problems in current systems. The incredibly increased nonrecurring engineering (NRE) cost, abruptly shortened Time-to- Market (ITA) period and ever …

edithcowan Repository record for 3D-SoftChip: A novel 3D vertically integrated adaptive computing system [thesis] (opens in a new tab)

Opto-VLSI based WDM multifunction device

Ahderom, Selam T.Edith Cowan University, Research Online, Perth, Western Australia2004

The tremendous expansion of telecommunication services in the past decade, in part due to the growth of the Internet, has made the development of high-bandwidth optical net-works a focus of research interest. The implementation of Dense-Wavelength Division Multiplexing (DWDM) optical fiber …

edithcowan Repository record for Opto-VLSI based WDM multifunction device (opens in a new tab)