Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 39 for “"Integrated circuit design"”.

  1. Machine Learning for Analog/Mixed-Signal Integrated Circuit Design Automation

    <p>Analog/mixed-signal (AMS) integrated circuits (ICs) play an essential role in electronic systems by processing analog signals and performing data conversion to bridge the analog physical world and our digital information world.Their ubiquitousness powers diverse applications ranging from smart …

    wustl Repository record for Machine Learning for Analog/Mixed-Signal Integrated Circuit Design Automation (opens in a new tab)

  2. Empowering Analog Integrated Circuit Design through Large Language Models and Reinforcement Learning

    Analog Integrated Circuit design consists of several complex steps that are difficult to optimize. Automating the transistor sizing process specifically comes with many challenges. The problem has a large design space, requires complex performance trade-offs, and needs to adjust to rapidly …

    mit Repository record for Empowering Analog Integrated Circuit Design through Large Language Models and Reinforcement Learning (opens in a new tab)

  3. Techniques for low power analog, digital and mixed signal CMOS integrated circuit design

    … low power is becoming increasingly important in integrated circuits. The low power design can increase operation time and/or utilize a smaller size and lighter-weight battery. In this dissertation, several low power complementary metal-oxide-semiconductor (CMOS) integrated circuit design

    lsu-thes Repository record for Techniques for low power analog, digital and mixed signal CMOS integrated circuit design (opens in a new tab)

  4. Drifting -Dipole Noise Model of Nanometer MOSFETs for Radio Frequency Integrated Circuit Design

    … is verified for single devices as well as for integrated circuits. Excellent fitting results are achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.1--10.6 GHz Ultra Wideband …

    uiuc Repository record for Drifting -Dipole Noise Model of Nanometer MOSFETs for Radio Frequency Integrated Circuit Design (opens in a new tab)

  5. Drifting-dipole noise model of nanometer MOSFETs for radio frequency integrated circuit design

    … high performance, low cost system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, such achievements also bring new challenges, particularly in modeling the physical behaviors of these super-scaled devices. Among these issues, it is found that the thermal-noise …

    uiuc Repository record for Drifting-dipole noise model of nanometer MOSFETs for radio frequency integrated circuit design (opens in a new tab)

  6. Large Signal HBT Model and Integrated Circuit Design Using 300-Ghz Indium Phosphide HBT Technology

    … Model is verified in terms of single devices and integrated circuits. Good fitting to the measured DC and high-frequency data from single HBTs is achieved. In terms of circuit verification, high-gain and wideband variable gain amplifier (VGA) is developed using a negative-RE approach. This circuit

    uiuc Repository record for Large Signal HBT Model and Integrated Circuit Design Using 300-Ghz Indium Phosphide HBT Technology (opens in a new tab)

  7. Physical Modeling of Graphene Nanoribbon Field Effect Transistor Using Non-Equilibrium Green Function Approach for Integrated Circuit Design

    … of emerging materials and devices for integrated circuits. The Ph.D. dissertation focuses on graphene, one atomic layer of carbon sheet, experimentally discovered in 2004. Since fabrication technology of emerging materials is still in early stages, transistor modeling has been playing …

    lsu-thes Repository record for Physical Modeling of Graphene Nanoribbon Field Effect Transistor Using Non-Equilibrium Green Function Approach for Integrated Circuit Design (opens in a new tab)

  8. Development of a laboratory course in power electronic control circuitry based on a PWM buck controller

    … it is difficult for students to obtain Integrated Circuit design experience prior to entering industry. This project establishes the foundation for a new laboratory course in power electronics and analog circuit design. There is an introduction to power electronics, particularly the buck …

    mit Repository record for Development of a laboratory course in power electronic control circuitry based on a PWM buck controller (opens in a new tab)

  9. Design for manufacturability with regular fabrics in digital integrated circuits

    Integrated circuit design is limited by manufacturability. As devices scale down, sensitivity to process variation increases dramatically, making design for manufacturability a critical concern. Designers must identify the designs that generate the least systematic process variation, e.g., from …

    mit Repository record for Design for manufacturability with regular fabrics in digital integrated circuits (opens in a new tab)

  10. A framework for analog circuit optimization

    … presents a system for optimization of analog circuit topologies and component values. The topology is optimized using simulated annealing, while the component values are optimized using gradient descent. Local minima are avoided and constraints are kept through the use of coordinate …

    mit Repository record for A framework for analog circuit optimization (opens in a new tab)

  11. The Squeeze Algorithm for Pla Minimization (Logic, Computer-Aided, Circuit Design)

    Turn-around time is becoming a crucial problem in integrated circuit design. Thus, Programmable Logic Arrays (PLA's) have become popular means with which to implement circuits. Their regular (i.e., matrix) structure allows for easy initial design and quick changes at later stages of design. PLA's, …

    uiuc Repository record for The Squeeze Algorithm for Pla Minimization (Logic, Computer-Aided, Circuit Design) (opens in a new tab)

  12. A low power display driver with simultaneous image transformation

    In this thesis, I designed, implemented, and evaluated the energy consumption of a system that uses a liquid crystal display to perform a one-dimensional transform. The RMS response of the liquid crystal elements themselves were exploited to perform a matrix multiplication (image transformation) …

    mit Repository record for A low power display driver with simultaneous image transformation (opens in a new tab)

  13. Optimization Techniques for Performance and Power Dissipation in Test and Validation

    … testability an important aspect of any chip design. Two important testability considerations are addressed namely, the power consumption and test quality. The power consumption during shift is reduced by efficiently adding control logic to the design. Test quality is studied by determining …

    siu-theses Repository record for Optimization Techniques for Performance and Power Dissipation in Test and Validation (opens in a new tab)

  14. Charged device model electrostatic discharge failures in system on a chip and system in a package designs

    Advances in integrated circuit design and packaging techniques have introduced new ESD-susceptible (Electrostatic Discharge) circuit interfaces. This document will introduce these interfaces and the methods that were used to investigate their ESD robustness. Two test chips were designed to aid the …

    uiuc Repository record for Charged device model electrostatic discharge failures in system on a chip and system in a package designs (opens in a new tab)

  15. High level behavioural modelling of boundary scan architecture.

    … automatically into an ASIC (Application Specific Integrated Circuit) design. The tool requires the original design (the ASIC) to be described in VHDL-IEEE 1076 Hardware Description Language. The tool consists of the two major elements: i) A parsing and insertion algorithm developed and implemented …

    bournemouth Repository record for High level behavioural modelling of boundary scan architecture. (opens in a new tab)

  16. CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs

    … has not been extensively explored in analog circuit design, which could benefit from a reasoning-based approach that transcends traditional optimization techniques. In particular, despite their growing relevance, there are no benchmarks to assess LLMs’ reasoning capability about circuits. …

    mit Repository record for CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs (opens in a new tab)

  17. Designing Framework For The Computer Aided Design Of Silicon Carbide JFET Circuits In BLEO Environments

    <p>Abstract: circuit design and testing are two essential processes to synthesis of an efficient and reliable circuit. Real-time testing of a circuit through circuit fabrication and development is an expensive and a risky procedure whereas testing the circuit by modelling and simulating is more …

    mississippi Repository record for Designing Framework For The Computer Aided Design Of Silicon Carbide JFET Circuits In BLEO Environments (opens in a new tab)

Page 1 of 2