Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 4 of 4 for “"Instruction Set Extension"”.
-
Cryptographic coprocessors for embedded systems
… algorithms is investigated through the use of instruction set extension of a GPP. The performance of these algorithms in a full hardware implementation is then investigated, and an architecture for the acceleration the ECC based digital signature algorithm is developed. Hash functions are also …
-
High-performance memory safety - Optimizing the CHERI capability machine
… for the CHERI architecture, a 64-bit MIPS instruction set extension for security, supporting fine-grained memory protection through hardware-enforced capabilities. The original CHERI model uses 256-bit capabilities to carry information required for various checks helping to enforce memory …
-
Hardware implementation and evaluation of the Spandex cache coherence protocol
… respectively. We also propose the Spandex RISC-V instruction set extension, as a new interface for Spandex-aware and FCS-aware applications to convey flexible coherence performance information down to the hardware. We also provide a configuration register based interface for easily managing …
-
A Post-Quantum Secure RISC-V application core for IoT: from hardware design to applications
L'abstract è presente nell'allegato / the abstract is in the attachment