Global ETD Search

Accelerating Incremental Floorplanning of Partially Reconfigurable Designs to Improve FPGA Productivity

Chandrasekharan, AthiraVirginia Tech2010

… of debug circuitry. We focus in this work on incremental and speculative floorplanning in PATIS, to accommodate minor design changes and to proactively generate possible floorplan variants. Current floorplan topology is preserved to minimize ripple effects and maintain reasonable module aspect …

vt Repository record for Accelerating Incremental Floorplanning of Partially Reconfigurable Designs to Improve FPGA Productivity (opens in a new tab)