Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 15 of 15 for “"Hardware verification"”.
-
Restricted branching programs and hardware verification
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995.
-
Integration of HOL and MDG for hardware verification
… circuits in VLSI technology, the role of design verification has gained a lot of importance. Theorem Proving based verification and Decision Diagram based verification are now-a-days the two main techniques used for formal verification. Each of them has its own advantages and disadvantages. In …
-
Strategies for Performance and Quality Improvement of Hardware Verification and Synthesis Algorithms
… different EDA algorithms particularly in area of hardware verification and synthesis. First, we introduce algorithms to manipulate Reduced Ordered Binary Decision Diagrams (ROBDD) on multi-core machines. In order to perform multiple BDD operations concurrently, our algorithm uses a breadth-first …
-
Analysis and design of a low-ripple coupled-inductor boost topology
… the proposed topology are presented along with hardware verification. It is found that, with proper damping, the small signal characteristics of the coupled-inductor topology are very similar to those of the conventional boost. This new boost topology offers a compact alternative to the …
-
Adaptive Automotive Lighting Systems
… discrete components. The design, simulation, and hardware verification will showcase the abilities of these analog converters. Results will demonstrate the proposed applications for both adaptive front and brake lighting.</p>
-
A user interface for algorithmic debug
The hardware verification pipeline for server-scale system on chips (SoCs) is as complex as the SoCs themselves. Intel's Validation Acceleration through Shared Expertise (VASE) tool allows teams at different stages of the verification pipeline-from subsystem development to system integration-to …
-
On the formal verification of ATM switches
… there has been a surge of interest in formal verification, in which a mathematical model of the design is proved to satisfy a precise specification. Model Checking and Equivalence Checking , which have the advantage of automatic verification, are two main formal verification techniques that …
-
Specification and verification of sequential machines in rule-based hardware languages
The design of correct hardware is an important concern in the age of information, where more and more companies are designing chips tailored to their workloads. This raises two well-known problems: how to specify what is a correct design, and, once the notion of correctness is set, how to prove …
-
A Low Temperature Co-fired Ceramic (LTCC) Interposer Based Three-Dimensional Stacked Wire Bondless Power Module
… is developed to predict EMI of a power module. Hardware verification of the proposed simulation methodology is performed to validate the co-simulation technique. The correlation coefficient between the measurement and simulation is found to be 0.73. It is shown that 53% of the variability in the …
-
Modular SMT-Based Verification of Rule-Based Hardware Designs
The highly-concurrent nature of hardware logic designs makes their design and verification difficult. Bluespec SystemVerilog (BSV) simplifies this problem by introducing the rule-level abstraction. Modules are expressed in terms of guarded atomic actions that appear to fire in a sequential order, …
-
A meta-language for functional verification
… the search for simulation traces toward reaching verification closure, and that of coordinating the search for a proof within a theorem prover. The programmatic coordination of simulation is difficult with existing tools for digital circuit verification because stimuli generation, simulation …
-
Mining Multinode Constraints and Complex Boolean Expressions for Sequential Equivalence Checking
… last few decades. This increasing complexity of hardware systems poses several challenges to the digital hardware verification. Functional verification has become the most expensive and time-consuming task in the overall product development cycle. Almost 70\% of the total verification time is …
-
Verification-Aware Processor Design
… it unlikely that the difficulty of the design verification problem will decrease by itself.</p><p>We believe that the difficulty of the design verification problem is compounded by the current processor design flow. In most design cycles, a design's verifiability is not explicitly considered at …
-
Statistical guarantees of performance for RTL designs
"Traditional hardware verification is a non-probabilistic process that verifies the adherence of a design to a non-probabilistic performance specification. However, adaptive techniques like voltage and frequency scaling, process variations due to shrinking chip geometries and input variations for …
-
Harmonizing data mining and static analysis to tackle hardware and system level verification
Verification continues to pose one of the greatest challenges for today's chip design. Formal verification and simulation-based verification have been widely adopted. Both of them always rely on assertions (a.k.a. properties) to express a design's intended behaviors. State-of-the-art formal …