Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 5 of 5 for “"Golden Model"”.

  1. DETECTING DELAY ANOMALIES INTRODUCED BY HARDWARE TROJANS USING CHIP AVERAGING AND AN ON-CHIP HIGH RESOLUTION EMBEDDED TEST STRUCTURE

    … enhances the effectiveness of a simulation-based golden model. Path delay tests are applied to multiple copies of a 90 nm custom ASIC chip which incorporates two copies of an AES macro as well as a SPICE-level transient simulation model. The AES macros are exact replicas except for the insertion …

    unm Repository record for DETECTING DELAY ANOMALIES INTRODUCED BY HARDWARE TROJANS USING CHIP AVERAGING AND AN ON-CHIP HIGH RESOLUTION EMBEDDED TEST STRUCTURE (opens in a new tab)

  2. Mining constraints for Testing and Verification

    … design verification are Equivalence Checking and Model Checking. During the design phase, hardware goes through several stages of optimizations for area, speed, power, etc. Determining the functional correctness of the design after each optimization step by means of exhaustive simulation can be …

    vt Repository record for Mining constraints for Testing and Verification (opens in a new tab)

  3. Enhancing SAT-based Formal Verification Methods using Global Learning

    … design verification are Equivalence Checking and Model Checking. Equivalence Checking requires that the implementation circuit should be exactly equivalent to the specification circuit (golden model). In other words, for each possible input pattern, the implementation circuit should yield the same …

    vt Repository record for Enhancing SAT-based Formal Verification Methods using Global Learning (opens in a new tab)

  4. Static Learning for Problems in VLSI Test and Verification

    … the design's functional equivalence w.r.t. some golden model which is known to be functionally correct. Efficient techniques to perform this process, known as equivalence checking, have been investigated in the research community. However, equivalence checking of sequential circuits still remains …

    vt Repository record for Static Learning for Problems in VLSI Test and Verification (opens in a new tab)

  5. Sequential Equivalence Checking with Efficient Filtering Strategies for Inductive Invariants

    … product's functionality to the unoptimized model. This is important for industry because the products are modified constantly to meet different goals such as low power, high performance, etc. The mainstream in conducting equivalence checking includes simulation and formal verification. In …

    vt Repository record for Sequential Equivalence Checking with Efficient Filtering Strategies for Inductive Invariants (opens in a new tab)