Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 6 of 6 for “"Digitally controlled oscillator (DCO)"”.
-
Techniques for high-performance digital frequency synthesis and phase control
… loop filter and a conventional hybrid voltage-controlled oscillator (VCO) to create a digitally-controlled oscillator (DCO). An asynchronous divider structure is presented which lowers the required TDC range and avoids the divide-value-dependent delay variation. The prototype is implemented in …
-
Low-Power RF Front-End Design for Wireless Body Area Networks
… frequency sources. The two quadrature voltage controlled oscillators (QVCOs) were designed using our proposed current-reuse VCO with two damping resistors. A stacked LNA and a down-conversion mixer were proposed for low supply and low power operation for the receiver front-end. A driver …
-
Design and Implementation of Low Jitter Clock Generators in Communication and Aerospace System
… path. In addition, we design a low phase noise digitally controlled oscillator (DCO) using inductive tuning technique based on switched mutual coupling for wide operating range. The proposed DPLL implemented in 65 nm CMOS technology shows an outstanding figure-of-merit (FOM) over other …
-
High-performance reference frequency generation techniques
… at 4 times the frequency of a standard crystal oscillator (XO) output frequency. Using extensive digital correction techniques, a 216MHz reference clock with an integrated jitter of 77fsrms is generated from a 54MHz Pierce XO. A ring oscillator based injection locking clock multiplier driven by …
-
Energy-efficient wireline transceivers
… on bang-bang phase detector (BBPD) and a ring oscillator-based fractional-N PLL as the low noise wide range DCO in the CDR loop; (3) a source-synchronous energy-proportional link with dynamic voltage and frequency scaling (DVFS) and rapid on/off (ROO) techniques to cut the link power wastage at …
-
Digital enhancement techniques for fractional-N frequency synthesizers
… reported FNPLLs. Phase noise performance of ring oscillator based digital FNPLLs is severely compromised by conflicting bandwidth requirements to simultaneously suppress oscillator phase and quantization noise introduced by the TDC, ΔΣ fractional divider, and digital-to-analog converter (DAC). As …