Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 45 for “"Data Recovery"”.

  1. On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems

    … rates of microprocessors keep increasing, high data rate input/output (IO) should be designed to realize their maximum benefit. However, designing robust, low power, high speed IO links is very challenging due to the increased transmission line loss, cross talk, and signal distortion resulting …

    uiuc Repository record for On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems (opens in a new tab)

  2. Circuit architectures for high speed CMOS clock and data recovery circuits

    … lossy channels to be deployed at higher data rates, while minimizing cost and power, without paying much of a performance penalty. Over the last decade and a half, a great amount of research has been done to design monolithic transmitter and receiver integrated circuits (ICs) in silicon …

    uiuc Repository record for Circuit architectures for high speed CMOS clock and data recovery circuits (opens in a new tab)

  3. A 2.5 Gb/s SONET clock and data recovery macro cell

    Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.

    mit Repository record for A 2.5 Gb/s SONET clock and data recovery macro cell (opens in a new tab)

  4. Design of a clock and data recovery circuit in 65 nm technology

    … develops, the demand for higher transmission data rates constantly increases; thus there is an urgent need for a power-efficient, robust and broad bandwidth chip-to-chip communication method. A lot of work has been done to address this issue as researchers strive for more integrated inter-IC …

    uiuc Repository record for Design of a clock and data recovery circuit in 65 nm technology (opens in a new tab)

  5. High-swing PAM4 electrical transmitter with clock data recovery based timing error correction

    Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2027-05-01

    uiuc Repository record for High-swing PAM4 electrical transmitter with clock data recovery based timing error correction (opens in a new tab)

  6. Modelling and applications of MOS varactors for high-speed CMOS clock and data recovery

    The high-speed clock and data recovery (CDR) circuit is a key building block of modern communication systems with applications spanning a wide range from wireline long-haul networks to chip-to-chip and backplane communications. In this dissertation, our focus is on the modelling, design and …

    ubc Repository record for Modelling and applications of MOS varactors for high-speed CMOS clock and data recovery (opens in a new tab)

  7. A Dynamic Attribute-Based Load Shedding and Data Recovery Scheme for Data Stream Management Systems

    Data streams being transmitted over a network channel with capacity less than the data rate of the data streams is very common when using network channels such as dial-up, low bandwidth wireless links. Not only does this lower capacity creates delays but also causes sequential network problems such …

    byu Repository record for A Dynamic Attribute-Based Load Shedding and Data Recovery Scheme for Data Stream Management Systems (opens in a new tab)

  8. Design and modelling of clock and data recovery integrated circuit in 130 nm CMOS technology for 10 Gb/s serial data communications

    … phase and frequency-locked loop based clock and data recovery (PFLL-CDR) integrated circuit, as well as the Verilog-A modeling of an asynchronous serial link based chip to chip communication system incorporating the proposed concept. The proposed design was implemented and fabricated using the …

    glasgow Repository record for Design and modelling of clock and data recovery integrated circuit in 130 nm CMOS technology for 10 Gb/s serial data communications (opens in a new tab)

  9. Signal generation and evaluation using Digital-to-Analog Converter and Signal Defined Radio

    … Defined Radio (SDR) signal creation, and clock data recovery are essential components. DACs convert digital signals to analog signals, creating continuous waveforms. DACs provide versatility in the transmission of SDR by supporting a range of communication protocols. Clock data recovery enables …

    vt Repository record for Signal generation and evaluation using Digital-to-Analog Converter and Signal Defined Radio (opens in a new tab)

  10. File Tracking For Mobile Devices

    … individual user increases, so does the risk of data leakage and loss. This problem has started to draw attention because the data contained on smart devices tends to be personal or sensitive in nature. Many people have so much data on their devices that they have no idea as to what they are …

    sask Repository record for File Tracking For Mobile Devices (opens in a new tab)

  11. A new approach for jpeg fragmentation point detection using sequential difference by segment (SDbS)

    … evidence left by cyber criminals. Image recovery is one of the techniques to obtain digital evidences. This technique works by recovering damaged or corrupted digital evidences either through traditional data recovery or file craving. The file craving technique for the most part is to …

    uthm Repository record for A new approach for jpeg fragmentation point detection using sequential difference by segment (SDbS) (opens in a new tab)

  12. A real-time, reconfigurable system for energy, error-resilient, and scalable lossless ECG coding

    … the patient 24/7 and transmit alerts and ECG data to parents and doctors as soon as a heart irregularity is detected. With the advances in these systems, there is a need for the incorporation of ECG coding systems to reduce the bandwidth used when data is transmitted and to incorporate methods …

    unm Repository record for A real-time, reconfigurable system for energy, error-resilient, and scalable lossless ECG coding (opens in a new tab)

  13. Power Line Communications in Microprocessors - System Level Study and Circuit Design

    … as it avoids the routing overhead of the data-path between an internal node and an I/O pin. A number of applications are possible for PLC in microprocessors such as on-line testing, monitoring/control of internal nodes, fault diagnosis etc. Feasibility of the PLC approach has been …

    vt Repository record for Power Line Communications in Microprocessors - System Level Study and Circuit Design (opens in a new tab)

  14. History, Historical Archaeology, and Cultural Resource Management: A Case Study from Jasper County, South Carolina

    … in compliance archaeology. A review of a data recovery project in Jasper County, South Carolina shows that the necessary relationship between the documentary and archaeological particulars, that are not well codified in the standards for archaeological investigations, led to the creation …

    gsu Repository record for History, Historical Archaeology, and Cultural Resource Management: A Case Study from Jasper County, South Carolina (opens in a new tab)

  15. Volatile Memory Message Carving: A "per process basis" Approach

    <p>The pace at which data and information transfer and storage has shifted from PCs to mobile devices is of great concern to the digital forensics community. Android is fast becoming the operating system of choice for these hand-held devices, hence the need to develop better forensic techniques for …

    uno Repository record for Volatile Memory Message Carving: A "per process basis" Approach (opens in a new tab)

  16. 5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications

    … phase detector in a 10GBit/sec Clock and Data Recovery Circuit. The 0.13um CMOS implementation shows significant power savings. A useful closed form expression for jitter transfer characteristic of generic linear-time-invariant filters is derived and applied to the proposed buffer to show …

    mit Repository record for 5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications (opens in a new tab)

  17. High-Dimensional Generative Models for 3D Perception

    … and interpreting the three-dimensional data of the real world. Understanding the world's geometric structure by visual data is known as 3D perception. The necessity of analyzing irregular and complex 3D data has led to the development of high-dimensional frameworks for data learning. …

    vt Repository record for High-Dimensional Generative Models for 3D Perception (opens in a new tab)

  18. Providing Context to the Clues: Recovery and Reliability of Location Data from Android Devices

    Mobile device data continues to increase in significance in both civil and criminal investigations. Location data is often of particular interest. To date, research has established that the devices are location aware, incorporate a variety of resources to obtain location information, and cache the …

    ucf

Page 1 of 3