Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 4 of 4 for “"DSP models"”.
-
Structural testbench development for DSP models
Generation of test benches for large DSP behavioral models is a complicated, labor intensive task. Also, tests generated manually satisfy no formal definition of completeness. To address these needs, high level approaches to test bench development are employed which relieve the modeler of the …
-
Behavioral testbench development for DSP models
Generation of testbenches for large DSP behavioral models is a complicated, labor intensive task. Also, tests generated manually satisfy no formal definition of completeness. To address these needs, high level approaches to test bench development are employed which relieve the modeler of the …
-
A Test Planning System for Functional Validation of VHDL DSP Models
Validating DSP circuits modeled in VHDL involves generating test data, creating VHDL test benches, and simulating the test benches including models under test (MUTs). This is a laborious and time-consuming process. Therefore, it is desirable to develop a high level approach to automating and …
-
A test plan driven test bench generation system
Testing and verification of large DSP models is a laborious and time consuming task. Test benches provide a platform for testing VHDL models. Development of good test benches is very critical in reducing the time, manpower and costs involved in testing of such models. Sometimes the development of …