Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 4 of 4 for “"Cpu+fpga"”.

  1. Heterogeneous CPU-FPGA system framework and scheduler

    … we explore two critical aspects of heterogeneous CPU-FPGA systems within high-performance computing: the optimization of single tasks and the effective scheduling of heavy workloads. We consider systems that consist of general-purpose units such as CPUs, and specialized accelerators, such as …

    uiuc Repository record for Heterogeneous CPU-FPGA system framework and scheduler (opens in a new tab)

  2. Using Workload Characterization to Guide High Performance Graph Processing

    … of graph processing can take advantage of the FPGAs' power efficiency and customizable architecture paired with CPUs' general purpose processing power and sophisticated cache policies. CPU-FPGA hybrid systems have the potential for supporting performant and scalable graph solvers if both …

    vt Repository record for Using Workload Characterization to Guide High Performance Graph Processing (opens in a new tab)

  3. Abstracting the hardware/software boundary through a standard system support layer and architecture

    … exist, difficulties persist bridging the CPU/FPGA boundary due to relegating hardware and software systems as separate and inconsistent computational models. Alternatively, the work presented in this thesis proposes using parallel programming models to abstract the CPU/FPGA boundary. …

    ku Repository record for Abstracting the hardware/software boundary through a standard system support layer and architecture (opens in a new tab)

  4. High performance and error resilient probabilistic inference system for machine learning

    … and high quality stereo matching using a hybrid CPU+FPGA platform. We propose three frame-level optimization techniques to fully exploit computational resources of a hybrid CPU+FPGA platform and achieve significant speed-up. We first propose a message reuse scheme which is guided by simple scene …

    uiuc Repository record for High performance and error resilient probabilistic inference system for machine learning (opens in a new tab)