Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 3 of 3 for “"Continuous time linear equalizer (CTLE)"”.
-
Receiver equalization for a 10 gigabit per second high-speed serial link in 65 nm CMOS technology
… 3.1 link in 65 nm CMOS technology. Two types of equalizers are implemented: a continuous time linear equalizer (CTLE) and a 1-tap full-rate decision feedback equalizer (DFE). The combined CTLE and DFE architecture is simulated with an rms receiver clock jitter of 5.3 ps and achieves a BER < …
-
Low-power and energy-efficient wireline receivers
… process, voltage, and temperature variations. A continuous-time linear equalizer (CTLE) is used to compensate for intersymbol interference (ISI). The CDR prototype fabricated in 65 nm CMOS recovers 15.2 Gb/s data using only differential 3.8 GHz clock and achieves total power consumption of 29 mW, …
-
Equalization in continuous and discrete time for high speed links using 65 nm technology
… (CMOS), especially on designing both Tx and Rx equalizers. The equalizer is a key component in insuring communication as signals that propagate through some channel will have to endure insertion loss and cross talk, where this can cause two major problems: larger rise/fall times and lower signal …