Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 2 of 2 for “"Clock-tree synthesis"”.

  1. Clock tree synthesis under aggressive buffer insertion

    In this thesis, we propose a maze-routing-based clock tree routing algorithm integrated with buffer insertion, buffer sizing, and topology generation that is able to consider general buffer insertion locations. While previous work on buffered clock tree synthesis restricts potential buffer …

    uiuc Repository record for Clock tree synthesis under aggressive buffer insertion (opens in a new tab)