Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 5 of 5 for “"Clock Data Recovery"”.
-
On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems
As the clock rates of microprocessors keep increasing, high data rate input/output (IO) should be designed to realize their maximum benefit. However, designing robust, low power, high speed IO links is very challenging due to the increased transmission line loss, cross talk, and signal distortion …
-
High-swing PAM4 electrical transmitter with clock data recovery based timing error correction
Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2027-05-01
-
Signal generation and evaluation using Digital-to-Analog Converter and Signal Defined Radio
… Signal Defined Radio (SDR) signal creation, and clock data recovery are essential components. DACs convert digital signals to analog signals, creating continuous waveforms. DACs provide versatility in the transmission of SDR by supporting a range of communication protocols. Clock data recovery …
-
Analysis and design of high order digital phase locked loops
… can be employed as a frequency synthesizer, for clock data recovery, and as amplitude and frequency demodulators. It is an inherently nonlinear closed loop feedback system; the nonlinearity is due mainly to the fact that the feedback loop comparator exhibits quantization-like effects at its …
-
Architectural & circuit level techniques to improve energy efficiency of high speed serial links
… the prime focus for decades, energy consumed for data transfer has recently become a major bottleneck especially in high performance applications. The focus of this thesis is on improving energy efficiency of communication links by exploring design techniques at both the architectural and circuit …