Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 8 of 8 for “"Chiplet"”.

  1. Network-on-chip design for a chiplet-based waferscale processor

    … NoC to enable a shared memory architecture in a chiplet-based wafer scale processor with architectural support for up to 14,336 cores.

    uiuc Repository record for Network-on-chip design for a chiplet-based waferscale processor (opens in a new tab)

  2. Fully Differential Programmable Gain Chiplet for Integrated Data Acquisition Systems

    Chiplets have risen in popularity since their intermediate level of chip integration allows for high performance, low cost, and higher flexibility. There are currently programmable gain instrumentation amplifier chips on the market, which are widely used in industrial and instrumentation data …

    mit Repository record for Fully Differential Programmable Gain Chiplet for Integrated Data Acquisition Systems (opens in a new tab)

  3. A tiered network buffer architecture for fast networking in chiplet-based CPUs

    Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2027-05-01

    uiuc Repository record for A tiered network buffer architecture for fast networking in chiplet-based CPUs (opens in a new tab)

  4. Testing infrastructure and other considerations in a waferscale processor

    … to support the growing size of processors. Chiplet-based design is a candidate that can realize large systems while promising high system yield. One part of the system yield, namely the yield of individual dies, highly depends on testing. After introducing the concepts of generic IC testing …

    uiuc Repository record for Testing infrastructure and other considerations in a waferscale processor (opens in a new tab)

  5. A Reconfigurable, Distributed-Memory Accelerator for Sparse Applications

    … We evaluate Quartz in simulation, using an 8-chiplet design with 2,048 tiles and 824 MB of SRAM per chiplet, running six different iterative sparse applications from scientific computing and graph analytics. Quartz’s architecture, data partitioning techniques, and programming model together …

    mit Repository record for A Reconfigurable, Distributed-Memory Accelerator for Sparse Applications (opens in a new tab)

  6. Energy Proportional Future Chip-to-chip Computing Interconnect Designs

    Multichiplet systems can be utilised to build a flexible, reconfigurable board-level computing platform with enhanced resource consumption and energy efficiency. Optical interconnects feature high IO capacity, distance-independent energy consumption, and low-delay connection. Optical linking fabric …

    cambridge Repository record for Energy Proportional Future Chip-to-chip Computing Interconnect Designs (opens in a new tab)

  7. Power and signal delivery networks for heterogeneously integrated chiplets

    Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2026-05-01

    uiuc Repository record for Power and signal delivery networks for heterogeneously integrated chiplets (opens in a new tab)