Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 8 of 8 for “"Cell Processor"”.

  1. Bus scheduling implementation on the cell processor

    … The new generation computer architecture, Cell Broadband Engine Architecture (CBEA), has a software controlled front side bus (i.e. Element Interconnect Bus) that helps moderate the unpredictable task execution time problem. The CBEA is a heterogeneous chip system containing one Power …

    uiuc Repository record for Bus scheduling implementation on the cell processor (opens in a new tab)

  2. A streaming computation framework for the Cell Processor

    The Cell architecture is a heterogeneous, distributed-memory multicore architecture that features a novel on-chip communication network. Stream programs are particularly well-suited for execution on Cell.This thesis implements a runtime library on Cell specifically designed to support streaming …

    mit Repository record for A streaming computation framework for the Cell Processor (opens in a new tab)

  3. A comparison of parallel Gaussian elimination solvers for the computation of electrochemical battery models on the cell processor

    … electrochemical battery model on the multicore Cell Broadband Engine processor are addressed in detail. In particular, three different banded parallel Gaussian elimination solvers are developed and compared. These three solvers vividly illustrate how performance achieved on the new multicore …

    mit Repository record for A comparison of parallel Gaussian elimination solvers for the computation of electrochemical battery models on the cell processor (opens in a new tab)

  4. Runtime support for object-based message-driven parallel applications on heterogeneous clusters

    … (HPC). Some of these technologies include the Cell processor (Cell), graphics processing units (GPUs), many integrated core (MIC), the single chip cloud (SCC), and field programmable gate arrays (FPGAs). However, making use of these technologies is typically considered hard for various reasons, …

    uiuc Repository record for Runtime support for object-based message-driven parallel applications on heterogeneous clusters (opens in a new tab)

  5. Intra- and Inter-chip Communication Support for Asymmetric Multicore Processors with Explicitly Managed Memory Hierarchies

    The use of asymmetric multi-core processors with on-chip computational accelerators is becoming common in a variety of environments ranging from scientific computing to enterprise applications. The focus of current research has been on making efficient use of individual systems, and porting …

    vt Repository record for Intra- and Inter-chip Communication Support for Asymmetric Multicore Processors with Explicitly Managed Memory Hierarchies (opens in a new tab)

  6. Design and Performance Evaluation of Network-on-Chip Communication Protocols and Architectures

    … on the single microchip. Examples of advanced processors based on NoC interconnects are the IBM Cell processor, composed by eight CPUs that is installed on the Sony Playstation III and the Intel Teraflops pro ject composed by 80 independent (simple) microprocessors. On chip integration is …

    bologna Repository record for Design and Performance Evaluation of Network-on-Chip Communication Protocols and Architectures (opens in a new tab)

  7. Adaptation of the MapReduce programming framework to compute-intensive data-analytics kernels

    … or even heterogeneous chips (AMD Fusion or IBM Cell processor), there is a fundamental condition imposed on the software, namely the increased sensitivity to locality. As a result, the common theme in this thesis is to increase the locality in CIDA applications. We report on four research …

    uiuc Repository record for Adaptation of the MapReduce programming framework to compute-intensive data-analytics kernels (opens in a new tab)

  8. Using program behaviour to exploit heterogeneous multi-core processors

    … encountered in application development on HMA processors, by employing a behaviour aware runtime system. This runtime system provides applications with the illusion of executing on a homogeneous architecture, by presenting a homogeneous virtual machine interface. The runtime system uses …

    glasgow Repository record for Using program behaviour to exploit heterogeneous multi-core processors (opens in a new tab)