Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 6 of 6 for “"Cache Coherency"”.

  1. Efficient Virtual Cache Coherency for Multi-core Systems and Accelerators

    … with existing userspace software. A virtual cache coherence protocol can be helpful for such task, allowing individual components to perform virtual address accesses without having to include their own hardware for address translation and memory protection. This thesis presents such a …

    cambridge Repository record for Efficient Virtual Cache Coherency for Multi-core Systems and Accelerators (opens in a new tab)

  2. Cache coherence strategies in a many-core processor

    Caches are frequently employed in memory systems, exploiting memory locality to gain advantages in high-speed performance and low latency. However, as computer processor core counts increase, maintaining coherence between caches becomes increasingly difficult. Current methods of cache coherence …

    mit Repository record for Cache coherence strategies in a many-core processor (opens in a new tab)

  3. Hardware support for unbounded transactional memory

    … by a specialized hardware buffer such as a cache. I describe an unbounded transactional memory system called UTM (unbounded transactional memory) that exploits the perceived common case where transactions are small but still supports transactions of arbitrary size. As in previous hardware …

    mit Repository record for Hardware support for unbounded transactional memory (opens in a new tab)

  4. Visible synchronization based cache coherence

    … movement with something useful. The issue of cache coherence arises whenever there are multiple copies of a shared datum in different caches of a shared-memory multiprocessor system. It is in order to maintain consistency between these multiple copies that cache coherence protocols are …

    concordia Repository record for Visible synchronization based cache coherence (opens in a new tab)

  5. Securing Cognitive Radios with a Policy Enforcer and Secure Inter-component Transport Mechanisms

    … We further describe a novel method of providing cache coherency for a cache-based PE. We also perform an in-depth analysis of the security requirements in a distributed implementation of a policy-based radio. To this end, we describe the design and implementation of such a system using CORBA …

    vt Repository record for Securing Cognitive Radios with a Policy Enforcer and Secure Inter-component Transport Mechanisms (opens in a new tab)

  6. Single System Image in a Linux-based Replicated Operating System Kernel

    … are tightly coupled with underlying hardware cache coherency protocol, therefore, faster than software message passing. On heterogeneous platforms, the developed mechanisms allow to transparently map each portion of the application to the processor in the platform on which the execution is …

    vt Repository record for Single System Image in a Linux-based Replicated Operating System Kernel (opens in a new tab)