Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 21 for “"Branch Coverage"”.

  1. Increasing Branch Coverage with Dual Metric RTL Test Generation

    … test generation method that makes use of two coverage metrics, Branch Coverage, and Mutation Coverage across two stages, to cover hard-to-reach points previously unreached. We start with a preprocessing stage by converting the RTL source to a C++ equivalent using a modified Verilator, which …

    vt Repository record for Increasing Branch Coverage with Dual Metric RTL Test Generation (opens in a new tab)

  2. An Efficient 2-Phase Strategy to Achieve High Branch Coverage

    … execution driven strategy that achieves high branch coverage in software quickly. Phase 1 follows a greedy approach that quickly covers as many branches as possible by exploring each branch through its corresponding shortest path prefix. Phase 2 covers the remaining branches that are left …

    vt Repository record for An Efficient 2-Phase Strategy to Achieve High Branch Coverage (opens in a new tab)

  3. Improving Branch Coverage in RTL Circuits with Signal Domain Analysis and Restrictive Symbolic Execution

    … factors are 1) It is hard to ascertain if a branch in the RTL code is reachable, and 2) Some hard-to-reach branches require intelligent algorithms to reach them. Since unreachable branches cannot be reached by any test sequence, we propose a method to deduce unreachability of a branch by …

    vt Repository record for Improving Branch Coverage in RTL Circuits with Signal Domain Analysis and Restrictive Symbolic Execution (opens in a new tab)

  4. Branch Guided Metrics for Functional and Gate-level Testing

    … the effectiveness of an RTL test suite is branch coverage. But exercising hard-to-reach branches is still a challenge and requires good understanding of the design semantics. The proposed framework uses static analysis to extract certain semantics of the circuit and uses several data …

    vt Repository record for Branch Guided Metrics for Functional and Gate-level Testing (opens in a new tab)

  5. RTL Functional Test Generation Using Factored Concolic Execution

    … functional simulator which is instrumented for branch coverage. An exploration begins by simulating the design with concrete stimuli. Then, we perform an interleaved cycle-by-cycle symbolic evaluation over the concrete execution trace extracted from the Control Flow Graph (CFG) of the design. …

    vt Repository record for RTL Functional Test Generation Using Factored Concolic Execution (opens in a new tab)

  6. Guidelines for coverage-based comparisons of non-adequate test suites

    … compare test suites by measuring their coverage. A coverage criterion C provides a set of test requirements and measures how many requirements a given suite satisfies. A suite that satisfies 100% of the (feasible) requirements is called C-adequate. Previous rigorous evaluations of …

    uiuc Repository record for Guidelines for coverage-based comparisons of non-adequate test suites (opens in a new tab)

  7. Effective Heuristic-based Test Generation Techniques for Concurrent Software

    … the program with those inputs provide meaningful coverage guarantees for the program. Today, multi-threaded (concurrent) programs are becoming pervasive in the era of multiprocessor systems. The behaviour of a concurrent program depends not only on the input values but also on the way the …

    toronto-retro Repository record for Effective Heuristic-based Test Generation Techniques for Concurrent Software (opens in a new tab)

  8. Design Validation of RTL Circuits using Binary Particle Swarm Optimization and Symbolic Execution

    … for functional test generation. We use branch coverage as our metric to evaluate the quality of the generated test stimuli. The initial effort for test generation utilized simulation based techniques because of their scalability with design size and ease of use. However, simulation based …

    vt Repository record for Design Validation of RTL Circuits using Binary Particle Swarm Optimization and Symbolic Execution (opens in a new tab)

  9. Test2Vec: An Execution Trace Embedding for Behaviour Coverage Analysis of Test Cases

    … In this thesis, we demonstrate that code coverage metrics are not able to distinguish between a Failed and Passed behavior in most cases. Neural program embeddings have shown much promise recently for a variety of program analysis tasks. We propose a new embedding approach called Test2Vec …

    calgary Repository record for Test2Vec: An Execution Trace Embedding for Behaviour Coverage Analysis of Test Cases (opens in a new tab)

  10. Strategies for Scalable Symbolic Execution-based Test Generation

    … and propose search strategies to achieve quick branch coverage under symbolic execution, while exploring only a fraction of paths in the program. We present a reachability-guided strategy that makes use of the reachability graph of the program to explore unvisited portions of the program and a …

    vt Repository record for Strategies for Scalable Symbolic Execution-based Test Generation (opens in a new tab)

  11. Incorporating Design Knowledge into Genetic Algorithm-based White-Box Software Test Case Generators

    … test case generators to increase the code coverage of their resulting test cases. Automated generation of test data through evolutionary testing was proven feasible in prior research studies. In those previous investigations, the metrics used for determining the test generation method …

    vt Repository record for Incorporating Design Knowledge into Genetic Algorithm-based White-Box Software Test Case Generators (opens in a new tab)

  12. Guiding RTL Test Generation Using Relevant Potential Invariants

    … overall test length while still reach the same coverage as considering all unfiltered potential invariants. Experimental results show that with only the filtered potential invariants, we were able to reach equal or better branch coverage than that reported by BEACON in the ITC99 benchmarks, with …

    vt Repository record for Guiding RTL Test Generation Using Relevant Potential Invariants (opens in a new tab)

  13. Improving Bio-Inspired Frameworks

    … described in RTL Verilog, specifically for branch coverage. We seek to improve upon an existing framework, BEACON, in terms of performance. BEACON is an Ant Colony Optimization (ACO) based test generation framework. Similar to other ACO frameworks, BEACON also has a good scope in improving …

    vt Repository record for Improving Bio-Inspired Frameworks (opens in a new tab)

  14. Static Analysis to improve RTL Verification

    … the test generation process in terms of speed, branch coverage and number of test vectors generated. The generated control flow graph gives valuable information about the flow of information through the circuit design. We are using this information to create a framework to improve the branch

    vt Repository record for Static Analysis to improve RTL Verification (opens in a new tab)

  15. Automated Unit Test Generation for the Python Programming Language

    … for Python. Pynguin aims to generate high-coverage unit tests for Python libraries using state-of-the-art evolutionary algorithms. We provide an up-to-date description of the Pynguin framework reflecting its recent advances. Furthermore, we target two previously identified open research …

    passau-thes Repository record for Automated Unit Test Generation for the Python Programming Language (opens in a new tab)

  16. The Automatic Generation of Software Test Data Using Genetic Algorithms

    … structure with the aim to traverse every branch in the software. The investigation uses fitness functions based on the Hamming distance between the expressions in the branch predicate and on the reciprocal of the difference between numerical expressions in the predicate. The input …

    southwales Repository record for The Automatic Generation of Software Test Data Using Genetic Algorithms (opens in a new tab)

  17. Studying the impact of early test termination due to assertion failure on code coverage and spectrum-based fault localization

    … This, in turn, can potentially reduce the code coverage and the performance of techniques that rely on code coverage information (e.g., spectrum-based fault localization). We refer to such a scenario as early test termination. Understanding the impact of early test termination on test coverage

    manitoba Repository record for Studying the impact of early test termination due to assertion failure on code coverage and spectrum-based fault localization (opens in a new tab)

  18. Heuristic Generation of Software Test Data

    … criterion HATS has attempted to satisfy is all branches. Stronger, mutation-based criteria have been used on two of the procedures. HATS has achieved complete branch coverage on each procedure, except where there is a higher level of control flow complexity combined with non-linear input …

    southwales Repository record for Heuristic Generation of Software Test Data (opens in a new tab)

  19. High Quality Test Generation at the Register Transfer Level

    … tests as well as providing high levels of fault coverage during structural test, typically outperforming previous state of the art methods. First, a semi-formal method for functional verification is presented. The approach utilizes a SMT-based bounded model checker in combination with an ant …

    vt Repository record for High Quality Test Generation at the Register Transfer Level (opens in a new tab)

  20. Harmonizing data mining and static analysis to tackle hardware and system level verification

    … the symbolic state caching method. HYBRO uses branch coverage metric to guide the path exploration. It is a best-effort method that produces excellent coverage for practical designs. Symbolic state caching considers the reachable state space when exploring different paths. It only generates …

    uiuc Repository record for Harmonizing data mining and static analysis to tackle hardware and system level verification (opens in a new tab)

Page 1 of 2