Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 8 of 8 for “"Algorithmic noise tolerance"”.

  1. Reliable and Low -Power Signal Processing via Algorithmic Noise -Tolerance

    … of VLSI circuits in presence of deep submicron noise is presented. It is shown that error-control coding can be employed to approach these bounds. We introduce algorithmic noise-tolerance (ANT) which is employing error-control at the algorithmic level to achieve reliable operation in presence of …

    uiuc Repository record for Reliable and Low -Power Signal Processing via Algorithmic Noise -Tolerance (opens in a new tab)

  2. Error -Tolerant Digital Signal Processing

    … a general framework for deep submicron (DSM) noise/soft error-tolerance and provide its energy-distortion analysis. We introduce a novel algorithmic noise tolerance (ANT) technique referred to as reduced precision redundancy (RPR), which can be easily integrated to any DSP system. Combined …

    uiuc Repository record for Error -Tolerant Digital Signal Processing (opens in a new tab)

  3. Statistical error compensation for robust digital signal processing and machine learning

    … detection based application. A 180nm CMOS pseudonoise (PN) code acquisition integrated circuit (IC) has been implemented and measured. Measurements show that while maintaining a detection probability Pdet >= 90%, an error rate p_eta >= 85.83% with energy savings of 2.52X could be achieved. SEC is …

    uiuc Repository record for Statistical error compensation for robust digital signal processing and machine learning (opens in a new tab)

  4. Bio-inspired error-tolerant and energy-efficient signal processing

    … Robust techniques, such as median estimation and algorithmic noise-tolerance, are applied to filter outputs to achieve error-tolerance. Energy/performance trade-offs are further explored by altering the supply voltage. Simulation results show that the root-mean-squared-error of the bio-inspired …

    uiuc Repository record for Bio-inspired error-tolerant and energy-efficient signal processing (opens in a new tab)

  5. Learning from opinions

    … failure and bypassing erroneous outcomes, called algorithmic noise tolerance, uses computational units that are robust yet of lower fidelity to safeguard the system against high-impact errors from high-fidelity computational units, without requiring exact models for operation or failure. In …

    uiuc Repository record for Learning from opinions (opens in a new tab)

  6. High performance and error resilient probabilistic inference system for machine learning

    … explore application of a popular SEC technique, algorithmic noise tolerance (ANT), to this hardware. Analysis and simulations show that the TRW-S message passing hardware is tolerant to small magnitude arithmetic errors, but large magnitude errors cause significantly inaccurate inference results …

    uiuc Repository record for High performance and error resilient probabilistic inference system for machine learning (opens in a new tab)

  7. Digital communication receiver algorithms and architectures for reduced complexity and high throughput

    … signal processing technique that combines algorithmic noise tolerance and voltage scaling to reduce power, a minimum power soft error cancellation (MP-SEC) technique detects, estimates and corrects transient errors that arise from voltage over-scaling. These timing violation-induced errors, …

    uiuc Repository record for Digital communication receiver algorithms and architectures for reduced complexity and high throughput (opens in a new tab)

  8. Design of robust ultra-low power platform for in-silicon machine learning

    … to the portfolio of SEC by proposing embedded algorithmic noise tolerance (E-ANT) for low overhead error compensation. E-ANT operates by reusing part of the main block as estimator and thus embedding the estimator into the main block. System level simulation results in a commercial 45 nm CMOS …

    uiuc Repository record for Design of robust ultra-low power platform for in-silicon machine learning (opens in a new tab)