Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 20 of 29 for “"64-bit"”.
-
Memory leak Masking Using Dual Heap Organization
… programs. The introduction and advancement of 64-bit address machine would not reduce the value of the dual virtual heap implementation, for the simple reasons that a large number of legacy programs will continue to run in a 32-bit environment, and for the fact that greedy programs and leaks …
-
Improved Arithmetic in the Ideal Class Group of Imaginary Quadratic Number Fields with an Application to Integer Factoring
… imaginary quadratic number fields for the Intel x64 architecture. This is useful in tabulating the class number and class group structure, but also as an application to a novel integer factoring algorithm called “SuperSPAR”. SuperSPAR builds upon SPAR using an idea from Sutherland, namely a …
-
High-performance memory safety - Optimizing the CHERI capability machine
… and specifically for the CHERI architecture, a 64-bit MIPS instruction set extension for security, supporting fine-grained memory protection through hardware-enforced capabilities. The original CHERI model uses 256-bit capabilities to carry information required for various checks helping to …
-
Exploring Brent-Kung Adders in Balanced Ternary CMOS Logic
<p>The modern computer operates on a 64-bit architecture. These devices can store large numbers and precise decimals, but more advanced devices are needed to support progressing technologies every day. A more efficient system with higher speeds and larger operable numbers would be a key to …
-
A PCI Express to PCIX Bridge optimized for performance and area
… x16 PCI Express link widths, 32 and 64-bit PCIX link widths, all PCI Express and PCIX packet sizes, transaction ordering and queuing, relaxed ordering, flow control, and buffer management. Performance and area are optimized at the architectural and logic levels. The core is …
-
The development of a node for a hardware reconfigurable parallel processor
… system software were written for the node. The 64-bit version Linux operating system was then ported to the processor providing a UNIX environment for the system. The node functioned as specified and parallel and hardware accelerated processing was demonstrated. The hardware acceleration was …
-
Visualization of vibration experienced in offshore platforms
… of applications by taking advantage of 64 -bit machines with large memory stores. Such heuristics include the introduction of object-oriented programming (OOP) with classes, dynamic binary loading, and source code management. I demonstrate that using these techniques allows speedups of …
-
Brute-force resistant Pointer-Authentication using RISC-V co-processor
… codes (PACs) are embedded in the upper bits in pointers using tweakable block ciphers like QARMA [1], but these 16-bit PAC space remains susceptible to brute-force attacks, particularly under speculative execution vulnerabilities such as PACMAN [2]. To overcome these limitations, this …
-
An investigation into Off-Link IPv6 host enumeration search methods
… for enumerating networked devices on off-link 64 bit Internet Protocol version 6 (IPv6) subnetworks. IPv6 host enumeration is an emerging research area involving strategies to enable detection of networked devices on IPv6 networks. Host enumeration is an integral component in vulnerability …
-
Linux Kernel Module Continuous Address Space Re-Randomization
… that the modules can be placed anywhere in the 64-bit virtual address space and at any distance apart from each other. Second, we enable continuous KASLR re-randomization for Linux kernel modules by leveraging the position-independent model. Both contributions increase the entropy and reduce the …
-
Handedness and the geometry and hemodynamics of the branches of the aortic arch
… scans were obtained using Radiant DICOM Viewer (64-bit) imaging software. Selected geometric parameters of the vessels measured included minimum, mean, and maximum diameters, length, angle and calculated resistance to blood flow. Cases of unconventional branching patterns were analysed …
-
Compiling and optimizing spreadsheets for FPGA and multicore execution
… through a circuit. Parallelization of a 64-bit serial leading-zero-counter is demonstrated with Catalyst. Fault tolerance macros were also developed in Catalyst to protect against dynamic faults and to offset costs associated with testing semiconductors for static defects. A model for …
-
Design of an IEEE double precision floating-point adder/subtractor in GaAs technology
This project aims to produce a 64-bit floating-point double precision adder/subtractor of a Solid Modelling accelerator in Gallium Arsenide technology, which is used to reduce computational time and to increase accuracy of algorithms. Addition is the most fundamental and the simplest operation in …
-
Popcorn Linux: enabling efficient inter-core communication in a Linux-based multikernel operating system
… multiple instances of the Linux kernel on a 64-bit x86 machine and to support more than 4 kernels running simultaneously. We demonstrate that existing subsystems within Linux can be leveraged to meet the design goals of a multikernel OS. Taking this approach, we developed a fast inter-kernel …
-
Efficient secure computation enabled by blockchain technology
… the rise of cryptocurrencies, specifically Bitcoin, has presented an efficient and robust solution that exceeds the limits imposed by prior theoretical results. Primarily, Bitcoin's relative efficiency and superiority in achieving consensus is due to its inclusion of incentives. By doing so, …
-
Code Generation for Extreme Scale Parallel Systems
… widths have increased dramatically from the 64-bit vectors supported by Intel's Pentium MMX processor to the 512-bit vectors supported by Intel's Knights Corner processor. However, the vectorization capabilities of state-of-the-art compilers are still immature, failing in the presence of …
-
Study on FPGA-based computation units for Ocular Artifact Removal algorithm for multi-channel Electroencephalography (EEG)
… and the core H-infinity module. Operating in a 64-bit fixed-point format, the design produced expected outcomes and demonstrated a high correlation with MATLAB-simulated reference results. Discussion: The H-infinity algorithm encompasses multiple computation stages, generating sizable …
-
A network interface for a distributed system on 110 Mbps optical fibre AMNET
… at the others. With the development of 64-bit microprocessors, a global virtual memory (GVM) system running on workstations is proposed to construct a system in which all objects reside in one address space. Most current distributed operating system are based on remote procedure call to …
Page 1 of 2