Back to search

Virginia Tech

Model-Based Identification of POTS Local Loops for DSL Connectivity Prediction

Abstract

dc:description.abstract

Accurate prediction of the Digital Subscriber Line (DSL) access rate - over an existing plain old telephone service (POTS) twisted pair local loop - is vital to DSL providers. We have approached the challenge as an identification problem of the local loop structure and its twisted pair parameters, utilizing single-point measurements made at the provider end of the loop. Once the loop model is obtained, its connectivity measure is readily obtained through simulation. The single-point measurement setup of a twisted-pair local loop is modeled as a linear time-invariant (LTI) system. Its frequency response is simulated based on the VT-TDL twisted-pair lumped circuit model. Study of the time-domain reflectometry (TDR) response, based on transmission line theory, reveals that the TDR response is a linear combination of reflections associated with loop nodes. An iterative modeling method is presented in which one loop node at a time is identified by analyzing embedded reflections in order of (temporal) appearance. This procedure is found not effective when several TDR reflections are heavily overlapping. To resolve the overlapping reflections, two variations of the Method Of Direction Estimation (MODE) algorithm are considered. The first is a hybrid of MODE and a weighted Fourier transform relaxation-based algorithm (MODE-WRELAX algorithm) and the second is the MODE-type algorithm. The MODE-type algorithm, with its signal model showing behavior analogous to that of the dispersive twisted pair behavior, is found more effective than MODE-WRELAX. To combine the iterative modeling procedure and the MODE-type algorithm, a second identification procedure is proposed which processes a limited number of frequency response data. The latter frequency domain procedure is found to be capable of correctly identifying 70 % of the Carrier Serving Area (CSA) and American National Standard Institute (ANSI) test loops.

Degree

thesis:*
Name thesis:degree_name
Master of Science
Level thesis:degree_level
masters
Discipline thesis:degree_discipline
Electrical and Computer Engineering
Department dc:contributor.department
Electrical and Computer Engineering
Grantor dc:publisher
Virginia Tech
Year dc:date.issued
2001

Author and committee

dc:creator, dc:contributor.*
Author dc:creator
  • Ikuma, Takeshi

Rights

dc:rights
Statement dc:rights
  • In Copyright

Identifiers

dc:identifier.*
Dc Identifier Other
etd-08152001-073548
OAI identifier oai:identifier
oai:vtechworks.lib.vt.edu:10919/34544

Chain of custody

source
Harvested from
Virginia Tech
Base URL
vtechworks.lib.vt.edu/oai/request
Last updated
2026-07-22
Source record
OAI-PMH GetRecord
related terms
citation

Ikuma, Takeshi. Model-Based Identification of POTS Local Loops for DSL Connectivity Prediction. masters thesis, Virginia Tech, 2001. http://hdl.handle.net/10919/34544