Back to search

Monterey, California: Naval Postgraduate School

Adaptation of a fault–tolerant FPGA–based launch sequencer as a CubeSat payload processor

Abstract

dc:description.abstract

The purpose of this thesis is to design and test a fault–tolerant reduced instruction set computer processor running a subset of the multiprocessor without interlocked pipelined stages instruction set. This processor is implemented on a field programmable gate array (FPGA) and will be used as the foundation for a payload processor on a cube satellite developed at the Naval Postgraduate School. This thesis begins by considering the radiation effects present in the space environment and the various fault– tolerant designs used to guard against specific types of particle events. The internal triple modular redundancy method is selected and implemented at each pipeline stage of the processor. Next, a target FPGA is selected based on the performance requirements of the processor. The Virtex–5 (registered trademark of Xilinx, Inc.) is selected over the ProASIC3 (registered trademark of Microsemi, Inc.) due to its enhanced capabilities and potential to support expansion for future applications. The hardware design is presented as a hybrid Verilog and schematic based design. The system consists of the processor and a universal asynchronous receiver/transmitter that reads and writes data received from a generic serial interface. The device is simulated to ensure proper logic functionality. Conclusions and future work are discussed.

Degree

thesis:*
Department dc:contributor.department
Electrical and Computer Engineering
Grantor dc:publisher
Monterey, California: Naval Postgraduate School
Year dc:date.issued
2014

Author and committee

dc:creator, dc:contributor.*
Author dc:creator
  • Goff, Jordan K.
Advisors dc:contributor.advisor
  • Loomis, Herchel H., Jr.
  • Newman, James H.

Rights

dc:rights
Statement dc:rights
  • This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.

Identifiers

dc:identifier.*
Handle dc:identifier.uri
https://hdl.handle.net/10945/42634
OAI identifier oai:identifier
oai:calhoun.nps.edu:10945/42634

Chain of custody

source
Harvested from
Naval Postgraduate School
Base URL
calhoun.nps.edu/server/oai/request
Last updated
2026-07-27
Source record
OAI-PMH GetRecord
related terms
citation

Goff, Jordan K.. Adaptation of a fault–tolerant FPGA–based launch sequencer as a CubeSat payload processor. Monterey, California: Naval Postgraduate School, 2014. https://hdl.handle.net/10945/42634